

Quad 12-Bit Serial Voltage Output DAC

DAC8420

FEATURES

Guaranteed Monotonic over Temperature
Excellent Matching between DACs
Unipolar or Bipolar Operation
Buffered Voltage Outputs
High Speed Serial Digital Interface
Reset to Zero Scale or Midscale
Wide Supply Range, +5 V Only to ±15 V
Low Power Consumption (35 mW max)
Available in 16-Lead PDIP, CERDIP, and SOIC Packages


APPLICATIONS
Software Controlled Calibration
Servo Controls
Process Control and Automation
ATE

GENERAL DESCRIPTION

The DAC8420 is a quad, 12-bit voltage-output DAC with serial digital interface in a 16-lead package. Utilizing BiCMOS technology, this monolithic device features unusually high circuit density and low power consumption. The simple, easy-to-use serial digital input and fully buffered analog voltage outputs require no external components to achieve specified performance.

The 3-wire serial digital input is easily interfaced to microprocessors running at 10 MHz with minimal additional circuitry. Each DAC is addressed individually by a 16-bit serial word consisting of a 12-bit data word and an address header. The user-programmable reset control \overline{CLR} forces all four DAC

FUNCTIONAL BLOCK DIAGRAM



outputs to either zero scale or midscale, asynchronously overriding the current DAC register values. The output voltage range, determined by the inputs VREFHI and VREFLO, is set by the user for positive or negative unipolar or bipolar signal swings within the supplies, allowing considerable design flexibility.

The DAC8420 is available in 16-lead PDIP, CERDIP, and SOIC packages. Operation is specified with supplies ranging from +5 V only to ± 15 V, with references of +2.5 V to ± 10 V, respectively. Power dissipation when operating from ± 15 V supplies is less than 255 mW (max), and only 35 mW (max) with a +5 V supply.

REV. A

DAC8420—SPECIFICATIONS¹

ELECTRICAL CHARACTERISTICS (@ $V_{DD} = +5.0 \text{ V} \pm 5\%$, $V_{SS} = 0.0 \text{ V}$, $V_{VREFHI} = +2.5 \text{ V}$, $V_{VREFLD} = 0.0 \text{ V}$, and $V_{SS} = -5.0 \text{ V} \pm 5\%$, $V_{VREFLO} = -2.5 \text{ V}$, $-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$, unless otherwise noted. See Note 2 for supply variations.)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
STATIC ACCURACY						
Integral Linearity E Grade	INL			$\pm 1/4$	±1	LSB
Integral Linearity E Grade	INL	Note 3, $V_{SS} = 0 \text{ V}$		$\pm 1/2$	±3	LSB
Integral Linearity F Grade	INL			$\pm 3/4$	±2	LSB
Integral Linearity F Grade	INL	Note 3, $V_{SS} = 0 \text{ V}$		± 1	± 4	LSB
Differential Linearity	DNL	Monotonic over Temperature		$\pm 1/4$	±1	LSB
Zero-Scale Error	ZSE	$R_L = 2 \text{ k}\Omega, V_{SS} = -5 \text{ V}$			± 4	LSB
Full-Scale Error	FSE	$R_L = 2 k\Omega, V_{SS} = -5 V$			± 4	LSB
Zero-Scale Error	ZSE	Note 3, $R_L = 2 k\Omega$, $V_{SS} = 0 V$			±8	LSB
Full-Scale Error	FSE	Note 3, $R_L = 2 k\Omega$, $V_{SS} = 0 V$			±8	LSB
Zero-Scale Tempco	TC_{ZSE}	Note 4, $R_L = 2 k\Omega$, $V_{SS} = -5 V$		± 10		ppm/°C
Full-Scale Tempco	TC_{FSE}	Note 4, $R_L = 2 \text{ k}\Omega$, $V_{SS} = -5 \text{ V}$		±10		ppm/°C
MATCHING PERFORMANCE Linearity Matching				±1		LSB
REFERENCE						
Positive Reference Input Range	V _{VREFHI}	Note 5	V + 2.5		V_{DD} – 2.5	V
Negative Reference Input Range	V VREFHI V _{VREFLO}	Note 5	$V_{\text{VREFLO}} + 2.5$ V_{SS}		$V_{\text{DD}} = 2.5$ $V_{\text{VREFHI}} = 2.5$	V
Negative Reference Input Range	VVREFLO V _{VREFLO}	Note 5, $V_{SS} = 0 \text{ V}$	0 V SS		$V_{\text{VREFHI}} - 2.5$ $V_{\text{VREFHI}} - 2.5$	V
Reference High Input Current	I _{VREFHI}	Codes 0x000, 0x555	_0.75	±0.25	+0.75	mA
Reference Low Input Current	I _{VREFLO}	Codes $0x000$, $0x555$, $V_{SS} = -5 \text{ V}$	-1.0	-0.6	10.75	mA
AMPLIFIER CHARACTERISTICS						
Output Current	I _{OUT}	$V_{SS} = -5 \text{ V}$	-1.25		+1.25	mA
Settling Time	t _S	To 0.01%, Note 6	1.23	8	11.23	μs
Slew Rate	SR	10% to 90%, Note 6		1.5		V/µs
LOGIC CHARACTERISTICS						
Logic Input High Voltage	V _{INH}		2.4			V
Logic Input Low Voltage	V _{INL}				0.8	V
Logic Input Current	I _{IN}				10	μA
Input Capacitance	C _{IN}	Note 4		13		pF
LOGIC TIMING CHARACTERISTICS ^{4, 7}						
Data Setup Time	t _{DS}		25			ns
Data Hold	t _{DH}		55			ns
Clock Pulse Width High	t _{CH}		90			ns
Clock Pulse Width Low	t _{CL}		120			ns
Select Time	t _{CSS}		90			ns
Deselect Delay	t _{CSH}		5			ns
Load Disable Time	t _{LD1}		130			ns
Load Delay	$t_{\rm LD2}$		35			ns
Load Pulse Width	$t_{ m LDW}$		80			ns
Clear Pulse Width	t _{CLRW}		150			ns
SUPPLY CHARACTERISTICS						
Power Supply Sensitivity	PSRR			0.002	0.01	%/%
Positive Supply Current	I_{DD}			4	7	mA
Negative Supply Current	I _{SS}		-6	-3		mA
Power Dissipation	P_{DISS}	$V_{SS} = 0 V$		20	35	mW

Specifications subject to change without notice.

-2-REV. A

¹Typical values indicate performance measured at 25°C.

 $^{^2}$ All supplies can be varied $\pm 5\%$ and operation is guaranteed. Device is tested with $V_{DD} = 4.75 \text{ V}$.

 $^{^{3}}$ For single-supply operation ($V_{VREFLO} = 0 \text{ V}, V_{SS} = 0 \text{ V}$), due to internal offset errors INL and DNL are measured beginning at code 0x003.

⁴Guaranteed but not tested.

⁵Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

 $^{^6}V_{OUT}$ swing between +2.5 V and -2.5 V with V_{DD} = 5.0 V. 7 All input control signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

$\begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS}^1 \ (@\ V_{DD} = +15.0\ V\ \pm\ 5\%,\ V_{SS} = -15.0\ V\ \pm\ 5\%,\ V_{VREFHI} = +10.0\ V, \\ V_{VREFLO} = -10.0\ V,\ -40^\circ C \le T_A \le +85^\circ C,\ unless\ otherwise\ noted.\ See\ Note\ 2\ for\ supply\ variations.) \\ \end{array}$

Parameter	Symbol	Condition	Min	Typ	Max	Unit
STATIC ACCURACY						
Integral Linearity E Grade	INL			$\pm 1/4$	±1/2	LSB
Integral Linearity F Grade	INL			±1/2	±1	LSB
Differential Linearity	DNL	Monotonic over Temperature		$\pm 1/4$	±1	LSB
Zero-Scale Error	ZSE	$R_L = 2 k\Omega$			±2	LSB
Full-Scale Error	FSE	$R_L = 2 k\Omega$			±2	LSB
Zero-Scale Tempco	TC _{ZSE}	Note 3, $R_L = 2 k\Omega$		± 4		ppm/°C
Full-Scale Tempco	TC_{FSE}	Note 3, $R_L = 2 \text{ k}\Omega$		±4		ppm/°C
MATCHING PERFORMANCE						
Linearity Matching				±1		LSB
REFERENCE						
Positive Reference Input Range	V_{VREFHI}	Note 4	V _{VREFLO}	+ 2.5	$V_{\mathrm{DD}} - 2.5$	V
Negative Reference Input Range	V _{VREFLO}	Note 4	-10		$V_{VREFHI} - 2.5$	V
Reference High Input Current	I_{VREFHI}	Codes 0x000, 0x555	-2.0	± 1.0	+2.0	mA
Reference Low Input Current	I _{VREFLO}	Codes 0x000, 0x555	-3.5	-2.0		mA
AMPLIFIER CHARACTERISTICS						
Output Current	I _{OUT}		-5		+5	mA
Settling Time	t _S	To 0.01%, Note 5		13		μs
Slew Rate	SR	10% to 90%, Note 5		2		V/µs
DYNAMIC PERFORMANCE						
Analog Crosstalk		Note 3		>64		dB
Digital Feedthrough		Note 3		>72		dB
Large Signal Bandwidth		$3 \text{ dB}, V_{\text{VREFHI}} = 5 \text{ V} + 10 \text{ V p-p},$		90		kHz
		$V_{VREFLO} = -10 \text{ V}, \text{ Note } 3$				
Glitch Impulse		Code Transition = $0x7FF$ to $0x800$, Note 3		6		μV-s
LOGIC CHARACTERISTICS						
Logic Input High Voltage	V _{INH}		2.4			V
Logic Input Low Voltage	V _{INL}				0.8	V
Logic Input Current	I_{IN}				10	μΑ
Input Capacitance	C _{IN}	Note 3		13		pF
LOGIC TIMING CHARACTERISTICS ^{3, 6}						
Data Setup Time	t _{DS}		25			ns
Data Hold	t _{DH}		20			ns
Clock Pulse Width High	t _{CH}		30			ns
Clock Pulse Width Low	t _{CL}		50			ns
Select Time	t _{CSS}		55			ns
Deselect Delay	t _{CSH}		15			ns
Load Disable Time	t _{LD1}		40			ns
Load Delay	$t_{ m LD2}$		15			ns
Load Pulse Width	t _{LDW}		45			ns
Clear Pulse Width	t _{CLRW}		70			ns
SUPPLY CHARACTERISTICS						
Power Supply Sensitivity	PSRR			0.002	0.01	%/%
Positive Supply Current	I_{DD}			6	9	mA
Negative Supply Current	I_{SS}		-8	-5		mA
Power Dissipation	P_{DISS}				255	mW

NOTES

Specifications subject to change without notice.

¹Typical values indicate performance measured at 25°C.

 $^{^2}$ All supplies can be varied $\pm 5\%$ and operation is guaranteed.

³Guaranteed but not tested.

⁴Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

 $^{^{5}}V_{OUT}$ swing between +10 V and -10 V.

 $^{^6}$ All input control signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

ABSOLUTE MAXIMUM RATINGS

$(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$
V_{DD} to GND $$
V_{SS} to GND $\dots \dots \dots$
V_{SS} to V_{DD}
V_{SS} to V_{VREFLO}
V_{VREFHI} to V_{VREFLO} +2.0 V, V_{DD} – V_{SS}
V_{VREFHI} to V_{DD} $\;\;\ldots\;$
I_{VREFHI} , I_{VREFLO}
Digital Input Voltage to GND0.3 V, V _{DD} + 0.3 V
Output Short-Circuit Duration Indefinite
Operating Temperature Range
EP, FP, ES, FS, EQ, FQ40°C to +85°C
Dice Junction Temperature 150°C
Storage Temperature65°C to +150°C
Power Dissipation
Lead Temperature (Soldering, 60 sec) 300°C

	Therm		
Package Type	θ_{JA}	$\theta_{ m JC}$	Unit
16-Lead Plastic DIP (P)	70 ¹	27	°C/W
16-Lead Ceramic DIP (Q) 16-Lead Small Outline	821	9	°C/W
Surface-Mount (S)	86 ²	22	°C/W

NOTES

CAUTION

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to the above maximum rating conditions for extended periods may affect device reliability.
- Digital inputs and outputs are protected; however, permanent damage may occur on unprotected units from high energy electrostatic fields. Keep units in conductive foam or packaging at all times until ready to use. Use proper antistatic handling procedures.
- Remove power before inserting or removing units from their sockets.
- 4. Analog outputs are protected from short circuits to ground or either supply.

ORDERING GUIDE

Model	Package Description	Pin Count	INL* (±LSB)	Temperature Range
DAC8420EP	Plastic/Epoxy DIP (PDIP)	16	0.5	–40°C to +85°C
DAC8420ES	Standard Small Outline Package (SOIC)	16	0.5	−40°C to +85°C
DAC8420ES-REEL	Standard Small Outline Package (SOIC)	16	0.5	−40°C to +85°C
DAC8420FP	Plastic/Epoxy DIP (PDIP)	16	1.0	−40°C to +85°C
DAC8420FQ	CERDIP Glass Seal	16	1.0	−40°C to +85°C
DAC8420FS	Standard Small Outline Package (SOIC)	16	1.0	-40° C to $+85^{\circ}$ C
DAC8420FS-REEL	Standard Small Outline Package (SOIC)	16	1.0	-40° C to $+85^{\circ}$ C

^{*}INL measured at $V_{\rm DD}$ = +15 V and $V_{\rm SS}$ = -15 V.

CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the DAC8420 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. A

 $^{^1\}theta_{JA}$ is specified for worst case mounting conditions, i.e., θ_{JA} is specified for device in socket.

 $^{^{2}\}theta_{IA}$ is specified for device on board.




Figure 1. Timing Diagram





Figure 2. Burn-In Diagram


REV. A -5-

PIN CONFIGURATIONS

PDIP and CERDIP

SOIC





PIN FUNCTION DESCRIPTIONS

Mnemonic	Description								
Power Supplies	VDD: Positive Supply, 5 V to 15 V. VSS: Negative Supply, 0 V to -15 V. GND: Digital Ground.								
Clock	CLK: System Serial Data Clock Input, TTL/CMOS Levels. Data presented to the input SDI is shifted into the internal serial-parallel input register on the rising edge of clock. This input is logically ORed with \overline{CS} .								
Control Inputs	(All are CMOS/TTL compatible.)								
	CLR: Asynchronous Clear, Active Low. Sets internal data registers A through D to zero or midscale, depending on current state of CLSEL. The data in the serial input shift register is unaffected by this control.								
	CLSEL: Determines action of CLR. If High, a clear command will set the internal DAC registers A through D to midscale (0x800). If low, the registers are set to zero (0x000).								
	$\overline{\text{CS}}$: Device Chip Select, Active low. This input is logically ORed with the clock and disables the serial data register input when high. When low, data input clocking is enabled. See Table I.								
	$\overline{\text{LD}}$: Asynchronous DAC Register Load Control, Active Low. The data currently contained in the serial input shift register is shifted out to the DAC data registers on the falling edge of $\overline{\text{LD}}$, independent of $\overline{\text{CS}}$. Input data must remain stable while $\overline{\text{LD}}$ is low.								
Data Input	(All are CMOS/TTL compatible.)								
	SDI: Serial Data Input. Data presented to this pin is loaded into the internal serial-parallel shift register, which shifts data in beginning with DAC address Bit A1. This input is ignored when \overline{CS} is high.								
	The format of the 16-bit serial word is								
	(FIRST) (LAST)								
	B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15								
	A1 A0 NC NC D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0								
	—Address Word— (MSB) —DAC Data-Word— (LSB								
	NC = Don't Care.								
Reference Inputs	VREFHI: Upper DAC ladder reference voltage input. Allowable range is $(V_{DD} - 2.5 \text{ V})$ to $(V_{VREFLO} + 2.5 \text{ V})$. VREFLO: Lower DAC ladder reference voltage input, equal to zero-scale output. Allowable range is V_{SS} to $(V_{VREFHI} - 2.5 \text{ V})$.								
Analog Outputs	VOUTA through VOUTD: Four buffered DAC voltage outputs.								

-6- REV. A

Table I. Control Function Logic Table

CLK ¹	$\overline{\mathbf{CS}}^1$	<u>LD</u>	CLR	CLSEL	Serial Input Shift Register	DAC Registers A-D
NC	Н	Н	L	Н	No Change	Loads Midscale Value (0x800)
NC	H	H	L	L	No Change	Loads Zero-Scale Value (0x000)
NC	Н	Н	↑	H/L	No Change	Latches Value
↑	L	H	Н	NC	Shifts Register One Bit	No Change
L	\uparrow	H	Н	NC	Shifts Register One Bit	No Change
H	NC (↑)	↓	Н	NC	No Change	Loads the Serial Data-Word ²
H	NC	L	Н	NC	No Change	Transparent ³
NC	Н	Н	Н	NC	No Change	No Change

NC = Don't Care.

NOTES

OPERATION

Introduction

The DAC8420 is a quad, voltage-output 12-bit DAC with serial digital input capable of operating from a single 5 V supply. The straightforward serial interface can be connected directly to most popular microprocessors and microcontrollers, and can accept data at a 10 MHz clock rate when operating from ± 15 V supplies. A unique voltage reference structure ensures maximum utilization of DAC output resolution by allowing the user to set the zero-scale and full-scale output levels within the supply rails. The analog voltage outputs are fully buffered, and are capable of driving a 2 k Ω load. Output glitch impulse during major code transitions is a very low 64 nV-s (typ).

Digital Interface Operation

The serial input of the DAC-8420, consisting of $\overline{\text{CS}}$, SDI, and $\overline{\text{LD}}$, is easily interfaced to a wide variety of microprocessor serial ports. As shown in Table I and in the timing diagram (Figure 1), while $\overline{\text{CS}}$ is low the data presented to the input SDI is shifted into the internal serial/parallel shift register on the rising edge of the clock, with the address MSB first, data LSB last. The data format, shown above, is two bits of DAC address and two "don't care" fill bits, followed by the 12-bit DAC dataword. Once all 16 bits of the serial data-word have been input, the load control $\overline{\text{LD}}$ is strobed and the word is parallel-shifted out onto the internal data bus. The two address bits are decoded and used to route the 12-bit data-word to the appropriate DAC data register. See the Applications section.

Correct Operation of CS and CLK

As mentioned in Table I, the control pins CLK and \overline{CS} require some attention during a data load cycle. Since these two inputs are fed to the same logical OR gate, the operation is in fact identical. The user must take care to operate them accordingly in order to avoid clocking in false data bits. As shown in the timing diagram, CLK must be halted high or \overline{CS} must be brought high during the last high portion of the CLK following the rising edge that latched in the last data bit. Otherwise, an additional rising edge is generated by \overline{CS} rising while CLK is low, causing \overline{CS} to act as the clock and allowing a false data bit into the serial input register. The same issue must also be considered in the beginning of the data load sequence.

Using CLR and CLSEL

The CLEAR (\overline{CLR}) control allows the user to perform an asynchronous reset function. Asserting \overline{CLR} loads all four DAC data- word registers, forcing the DAC outputs to either

zero-scale (0x000) or midscale (0x800), depending on the state of CLSEL as shown in Table I. The CLEAR function is asynchronous and totally independent of \overline{CS} . When \overline{CLR} returns high, the DAC outputs remain latched at the reset value until \overline{LD} is strobed, reloading the individual DAC data-word registers with either the data held in the serial input register prior to the reset or with new data loaded through the serial interface.

Table II. DAC Address Word Decode Table

A1	A0	DAC Addressed
0	0	DAC A
0	1	DAC B
1	0	DAC C
1	1	DAC D

Programming the Analog Outputs

The unique differential reference structure of the DAC8420 allows the user to tailor the output voltage range precisely to the needs of the application. Instead of spending DAC resolution on an unused region near the positive or negative rail, the DAC8420 allows the user to determine both the upper and lower limits of the analog output voltage range. Thus, as shown in Table III and Figure 3, the outputs of DACs A through D range between VREFHI and VREFLO, within the limits specified in the Specifications section. Note also that VREFHI must be greater than VREFLO.




Figure 3. Output Voltage Range Programming

 $^{{}^{1}\}overline{\text{CS}}$ and CLK are interchangeable.

²Returning $\overline{\text{CS}}$ high while CLK is high avoids an additional false clock of serial input data. See Note 1.


 $^{{}^{3}}$ Do not clock in serial data while \overline{LD} is low.

Table III. Analog Output Code


DAC Data-Word (Hex)	V _{OUT}	Note
0xFFF	$VREFLO + \frac{(VREFHI - VREFLO)}{4096} \times 4095$	Full-Scale Output
0x801	$VREFLO + \frac{(VREFHI - VREFLO)}{4096} \times 2049$	Midscale + 1
0x800	$VREFLO + \frac{(VREFHI - VREFLO)}{4096} \times 2048$	Midscale
0x7FF	$VREFLO + \frac{(VREFHI - VREFLO)}{4096} \times 2047$	Midscale – 1
0x000	$VREFLO + \frac{(VREFHI - VREFLO)}{4096} \times 0$	Zero-Scale

-8- REV. A


Typical Performance Characteristics—DAC8420




TPC 1. Differential Linearity vs. VREFHI (±15 V)




TPC 2. Differential Linearity vs. VREFHI (+5 V)




TPC 3. INL vs. VREFHI (±15 V)




TPC 4. INL vs. VREFHI (+5 V)




TPC 5. Full-Scale Error vs. Time Accelerated by Burn-In




TPC 6. Zero-Scale Error vs. Time Accelerated by Burn-In



TPC 7. Full-Scale Error vs. Temperature




TPC 8. Zero-Scale Error vs. Temperature




TPC 9. Channel-to-Channel Matching $\pm 15/\pm 10$


REV. A -9-




TPC 10. Channel-to-Channel Matching +5/+2.5




TPC 11. I_{DD} vs. V_{VREFHI} , All DACs High




TPC 12. INL vs. Code $\pm 15/\pm 10$




TPC 13. I_{VREFHI} vs. Code




TPC 14. Settling Time $(+)(\pm 5 V)$




TPC 15. Settling Time (-)(±5 V)



TPC 16. Settling Time (+)(±15 V)




TPC 17. Settling Time (-)(±15 V)




TPC 18. Slew Rate (±5 V)


-10- REV. A




TPC 19. Slew Rate (±15 V)




TPC 20. Small-Signal Response




TPC 21. PSRR vs. Frequency



TPC 22. Power Supply Current vs. Temperature



TPC 23. DAC Output Current vs. VOUTX



TPC 24. Output Swing vs. Load Resistance

REV. A -11-

VREFHI Input Requirements

The DAC8420 utilizes a unique, patented DAC switch driver circuit that compensates for different supply, reference voltage, and digital code inputs. This ensures that all DAC ladder switches are always biased equally, ensuring excellent linearity under all conditions. Thus, as indicated in the specifications, the VREFHI input of the DAC8420 requires both sourcing and sinking current capability from the reference voltage source. Many positive voltage references are intended as current sources only and offer little sinking capability. The user should consider references such as the AD584, AD586, AD587, AD588, AD780, and REF43 for such an application.

Power-Up Sequence

To prevent CMOS latch-up condition, powering VDD, VSS, and GND prior to any reference voltages is recommended. The ideal power-up sequence is GND, VSS, VDD, VREFHI, VREFLO, and digital inputs. Noncompliance with the power-up sequence over an extended period can elevate the reference currents and eventually damage the device. On the other hand, if the noncompliant power-up sequence condition is as short as a few milliseconds, the device can resume normal operation without being damaged once $V_{\rm DD}/V_{\rm SS}$ is powered.

APPLICATIONS

Power Supply Bypassing and Grounding

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The DAC8420 has a single ground pin that is internally connected to the digital section as the logic reference level. The first thought may be to connect this pin to the digital ground; however, in large systems the digital ground is often noisy because of the switching currents of other digital circuitry. Any noise that is introduced at the ground pin could couple into the analog output. Thus, to avoid error-causing digital noise in the sensitive analog circuitry, the ground pin should be connected to the system analog ground. The ground path (circuit board trace) should be as wide as possible to reduce any effects of parasitic inductance and ohmic drops. A ground plane is recommended if possible. The noise immunity of the on-board digital circuitry, typically in the hundreds of millivolts, is well able to reject the common-mode noise typically seen between system analog and digital grounds. Finally, the analog and digital ground should be connected to each other at a single point in the system to provide a common reference. This is preferably done at the power supply.

Good grounding practice is essential to maintaining analog performance in the surrounding analog support circuitry as well. With two reference inputs, and four analog outputs capable of moderate bandwidth and output current, there is a significant potential for ground loops. Again, a ground plane is recommended as the most effective solution to minimizing errors due to noise and ground offsets.




Figure 4. Recommended Supply Bypassing Scheme

The DAC8420 should have ample supply bypassing, located as close to the package as possible. Figure 4 shows the recommended capacitor values of 10 µF in parallel with 0.1 µF. The 0.1 µF capacitor should have low effective series resistance (ESR) and effective series inductance (ESI), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching. In order to preserve the specified analog performance of the device, the supply should be as noise free as possible. In the case of 5 V only systems, it is desirable to use the same 5 V supply for both the analog circuitry and the digital portion of the circuit. Unfortunately, the typical 5 V supply is extremely noisy due to the fast edge rates of the popular CMOS logic families, which induce large inductive voltage spikes, and busy microcontroller or microprocessor buses, which commonly have large current spikes during bus activity. However, by properly filtering the supply as shown in Figure 5, the digital 5 V supply can be used. The inductors and capacitors generate a filter that not only rejects noise due to the digital circuitry, but also filters out the lower frequency noise of switch mode power supplies. The analog supply should be connected as close as possible to the origin of the digital supply to minimize noise pickup from the digital section.




Figure 5. Single-Supply Analog Supply Filter

Analog Outputs

The DAC8420 features buffered analog voltage outputs capable of sourcing and sinking up to 5 mA when operating from $\pm 15~\rm V$ supplies, eliminating the need for external buffer amplifiers in most applications while maintaining specified accuracy over the rated operating conditions. The buffered outputs are simply an op amp connected as a voltage follower, and thus have output characteristics very similar to the typical operational amplifier. These amplifiers are short-circuit protected. The designer should verify that the output load meets the capabilities of the device, in terms of both output current and load capacitance. The DAC8420 is stable with capacitive loads up to 2 nF typical. However, any capacitive load will increase the settling time, and should be minimized if speed is a concern.

The output stage includes a p-channel MOSFET to pull the output voltage down to the negative supply. This is very important in single-supply systems where VREFLO usually has the same potential as the negative supply. With no load, the zero-scale output voltage in these applications will be less than 500 μV typically, or less than 1 LSB when V_{VREFHI} = 2.5 V. However, when sinking current, this voltage does increase because of the finite impedance of the output stage. The effective value of the pull-down resistor in the output stage is typically 320 Ω . With a 100 k Ω resistor connected to 5 V, the resulting zero-scale output voltage is 16 mV. Thus, the best single-supply operation is obtained with the output load connected to ground, so the output stage does not have to sink current.

Like all amplifiers, the DAC8420 output buffers do generate voltage noise, 52 nV/ $\sqrt{\text{Hz}}$ typically. This is easily reduced by adding a simple RC low-pass filter on each output.

Reference Configuration

The two reference inputs of the DAC8420 allow a great deal of flexibility in circuit design. The user must take care, however, to observe the minimum voltage input levels on VREFHI and VREFLO to maintain the accuracy shown in the data sheet. These input voltages can be set anywhere across a wide range within the supplies, but must be a minimum of 2.5 V apart in any case. See Figure 3. A wide output voltage range can be obtained with ±5 V references, which can be provided by the AD588 as shown in Figure 6. Many applications utilize the DACs to synthesize symmetric bipolar waveforms, which requires an accurate, low drift bipolar reference. The AD588 provides both voltages and needs no external components. Additionally, the part is trimmed in production for 12-bit accuracy over the full temperature range without user calibration. Performing a Clear with the reset select CLSEL high allows the user to easily reset the DAC outputs to midscale, or 0 V in these applications.

When driving the reference inputs VREFHI and VREFLO, it is important to note that VREFHI both sinks and sources current, and that the input currents of both are code dependent. Many voltage reference products have limited current sinking capability and must be buffered with an amplifier to drive VREFHI in order to maintain overall system accuracy. The input VREFLO, however, has no such requirement.




Figure 6. ±10 V Bipolar Reference Configuration Using the AD588

REV. A –13–

For a single 5 V supply, V_{VREFHI} is limited to at most 2.5 V, and must always be at least 2.5 V less than the positive supply to ensure linearity of the device. For these applications, the REF43 is an excellent low drift 2.5 V reference that consumes only 450 μ A (max). It works well with the DAC8420 in a single 5 V system as shown in Figure 7.




Figure 7. 5 V Single-Supply Operation Using REF43

Isolated Digital Interface

Because the DAC8420 is ideal for generating accurate voltages in process control and industrial applications, due to noise, safety requirements, or distance, it may be necessary to isolate it from the central controller. This can be easily achieved by using opto-isolators, which are commonly used to provide electrical isolation in excess of 3 kV. Figure 8 shows a simple 3-wire interface scheme for controlling the clock, data, and load pulse. For normal operation, $\overline{\text{CS}}$ is tied permanently low so that the DAC8420 is always selected. The resistor and capacitor on the $\overline{\text{CLR}}$ pin provide a power-on reset with 10 ms time constant. The three opto-isolators are used for the SDI, CLK, and $\overline{\text{LD}}$ lines.

One opto-isolated line (\overline{LD}) can be eliminated from this circuit by adding an inexpensive 4-bit TTL counter to generate the load pulse for the DAC8420 after 16 clock cycles. The counter is used to count of the number of clock cycles loading serial data to the DAC8420. After all 16 bits have been clocked into the converter, the counter resets, and a load pulse is generated on clock 17. In either circuit, the DAC8420's serial interface provides a simple, low cost method of isolating the digital control.




Figure 8. Opto-Isolated 3-Wire Interface

Dual Window Comparator

Often a comparator is needed to signal an out-of-range warning. Combining the DAC8420 with a quad comparator such as the CMP04 provides a simple dual window comparator with adjustable trip points as shown in Figure 9. This circuit can be operated with either a dual-supply or a single-supply. For the A input channel, DAC B sets the low trip point, and DAC A sets the upper trip point. The CMP04 has open-collector outputs that are connected together in wired-OR configuration to generate an out-of-range signal. For example, when VINA goes below the trip point set by DAC B, comparator C2 pulls the output down, turning on the red LED. The output can also be used as a logic signal for further processing.

–14– REV. A




Figure 9. Dual Programmable Window Comparator

MC68HC11 Microcontroller Interfacing

Figure 10 shows a serial interface between the DAC8420 and the MC68HC11 8-bit microcontroller. The SCK output of the MC68HC11 drives the CLK input of the DAC, and the MOSI port outputs the serial data to load into the SDI input of the DAC. The port lines PD5, PC0, PC1, and PC2 provide the controls to the DAC as shown.




Figure 10. MC68HC11 Microcontroller Interface

For correct operation, the MC68HC11 should be configured such that its CPOL bit and CPHA bit are both set to 1. In this configuration, serial data on MOSI of the MC68HC11 is valid on the rising edge of the clock, which is the required timing for the DAC8420. Data is transmitted in 8-bit bytes (MSB first), with only eight rising clock edges occurring in the transmit cycle. To load data to the DAC8420's input register, PC0 is taken low and held low during the entire loading cycle. The first eight bits are shifted in address first, immediately followed by another eight bits in the second least-significant byte to load the complete 16-bit word. At the end of the second byte load, PC0 is then taken high. To prevent an additional advancing of the internal shift register, SCK must already be asserted before PC0 is taken high. To transfer the contents of the input shift register to the DAC register, PD5 is then taken low, asserting the \overline{LD} input of the DAC and completing the loading process. PD5 should return high before the next load cycle begins. The DAC8420's $\overline{\text{CLR}}$ input, controlled by the output PC1, provides an asynchronous clear function.

REV. A –15–

```
DAC8420 to M68HC11 Interface Assembly Program
* M68HC11 Register Definitions
PORTC EQU $1003 Port C control register
* "0,0,0,0;0,CLSEL,CLR,CS"
DDRC EQU $1007 Port C data direction
PORTD EQU $1008 Port D data register
* "0,0,LD,SCLK;SDI,0,0,0"
DDRD EQU $1009 Port D data direction
SPCR EQU $1028 SPI control register
* "SPIE, SPE, DWOM, MSTR; CPOL, CPHA, SPR1, SPR0"
SPSR EQU $1029 SPI status register
* "SPIF, WCOL, 0, MODF; 0, 0, 0, 0"
SPDR EQU $102A SPI data register; Read-Buffer; Write-Shifter
* SDI RAM variables: SDI1 is encoded from 0 (Hex) to CF (Hex)
* To select: DAC A - Set SDI1 to $0X
  DAC B - Set SDI1 to $4X
  DAC C - Set SDI1 to $8X
 DAC D - Set SDI1 to $CX
 SDI2 is encoded from 00 (Hex) to FF (Hex)
* DAC requires two 8-bit loads - Address + 12 bits
SDI1 EQU $00 SDI packed byte 1 "A1,A0,0,0;MSB,DB10,DB9,DB8"
SDI2 EQU $01 SDI packed byte 2
"DB7, DB6, DB5, DB4; DB3, DB2, DB1, DB0"
* Main Program
ORG $C000 Start of user's RAM in EVB
INIT LDS #$CFFF Top of C page RAM
* Initialize Port C Outputs
  LDAA #$07 0,0,0,0;0,1,1,1
* CLSEL-Hi, CLR-Hi, CS-Hi
* To reset DAC to ZERO-SCALE, set CLSEL-Lo ($03)
* To reset DAC to MID-SCALE, set CLSEL-Hi ($07)
   STAA PORTC Initialize Port C Outputs
   LDAA #$07 0,0,0,0;0,1,1,1
```

```
STAA DDRC CLSEL, CLR, and CS are now enabled as outputs
* Initialize Port D Outputs
  LDAA #$30 0,0,1,1;0,0,0,0
* LD-Hi, SCLK-Hi, SDI-Lo
  STAA PORTD Initialize Port D Outputs
   LDAA #$38 0,0,1,1;1,0,0,0
   STAA DDRD LD, SCLK, and SDI are now enabled as outputs
* Initialize SPI Interface
  LDAA #$5F
   STAA SPCR SPI is Master, CPHA=1, CPOL=1, Clk rate=E/32
* Call update subroutine
  BSR UPDATE Xfer 2 8-bit words to DAC-8420
```

JMP \$E000 Restart BUFFALO * Subroutine UPDATE


```
UPDATE PSHX Save registers X, Y, and A
    PSHY
    PSHA
 * Enter Contents of SDI1 Data Register (DAC# and 4 MSBs)
    LDAA #$80 1,0,0,0;0,0,0,0
    STAA SDI1 SDI1 is set to 80 (Hex)
 * Enter Contents of SDI2 Data Register
   LDAA #$00 0.0.0.0:0.0.0.0
    STAA SDI2 SDI2 is set to 00 (Hex)
   LDX #SDI1 Stack pointer at 1st byte to send via SDI
   LDY #$1000 Stack pointer at on-chip registers
 * Clear DAC output to zero
   BCLR PORTC,Y $02 Assert CLR
   BSET PORTC,Y $02 Deassert CLR
 * Get DAC ready for data input
   BCLR PORTC, Y $01 Assert CS
 TFRLP LDAA 0,X Get a byte to transfer via SPI
    STAA SPDR Write SDI data reg to start xfer
WAIT LDAA SPSR Loop to wait for SPIF
   BPL WAIT SPIF is the MSB of SPSR
    (when SPIF is set, SPSR is negated)
   INX Increment counter to next byte for xfer
    CPX #SDI2+ 1 Are we done yet ?
    BNE TFRLP If not, xfer the second byte
 * Update DAC output with contents of DAC register
    BCLR PORTD, Y 520 Assert LD
    BSET PORTD,Y $20 Latch DAC register
    BSET PORTC,Y $01 De-assert CS
    PULA When done, restore registers X, Y & A
    PULX
           ** Return to Main Program **
   RTS
```

-16-REV. A

OUTLINE DIMENSIONS

16-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-16) P Suffix


Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MO-095AC
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

16-Lead Standard Small Outline Package [SOIC] Wide Body (RW-16) S Suffix

Dimensions shown in millimeters and (inches)




COMPLIANT TO JEDEC STANDARDS MS-013AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

16-Lead Ceramic Dual In-Line Package [CERDIP]

(Q-16) Q Suffix

Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

REV. A -17-

Revision History

Location	Page
9/03—Data Sheet changed from REV. 0 to REV. A.	
Changes to GENERAL DESCRIPTION	1
Deleted WAFER TEST LIMITS table	4
Deleted DICE CHARACTERISTICS	4
Updated ORDERING GUIDE	4
Added Power-Up Sequence section	12
Updated OUTLINE DIMENSIONS	17